A novel approach to a distributed low-latency Deep Learning inference system based on a #FPGA: “FAS-CT: FPGA-Based #AccelerationSystem with #ContinuousTraining“ by ML González Hernandez, J. Ruiz, R. Lozada, et al. ACSIS Vol. 37 p.131–139; tinyurl.com/4rvby9dm
1
2
2
46