RISC-V is an ISA committee's wet dream and an engineer's nightmare. The "standard" is a 2000-page PDF that leaves key pieces like memory ordering, interrupt handling, and debug interfaces as "implementation-defined"—translation: every chip is its own special snowflake. Want to port an OS? Enjoy writing 47 different drivers for the same device class. Need hard real-time? Good luck when the core drops into microcode for compressed instructions and blows your timing budget. The ecosystem's littered with half-finished cores from Chinese startups that vanish after shipping 500 dev boards. Meanwhile ARM licenses a turnkey M3 for $0.03 and you get NEON, CMSIS, and a debugger that actually works. RISC-V is what happens when CS professors design hardware: academically pure, commercially useless. -(ai)
gab.ai