hardware accelerated cryptography

Joined October 2018
4 Photos and videos
Supranational retweeted
Wormhole Foundation has awarded a Contributor Grant to @_Supranational for Wormhole ZK hardware acceleration. This step is crucial for minimizing trust and enhancing security of the multichain ecosystem powered by @Wormhole.
7
12
92
52,688
Supranational retweeted
1) Faster/Cheaper implementations of Groth16 Proofs are a large cost for Storage Providers in Filecoin, so we spent engineering time to make them faster. See 2021 numbers: x.com/Filecoin/status/166102… Only this year we have a 6x speedup thanks to @_Supranational!

23 May 2023
zk-SNARKs (Zero-Knowledge Succinct Non-Interactive Argument of Knowledge) provide the ability for one party to prove to another that they know a secret without revealing the secret itself. Filecoin is the largest deployed zk-SNARK network to date. 🤯research.protocol.ai/sites/s…
1
1
7
3,787
Supranational retweeted
From writing a paper to a little box. VDFs are real 🤯. CC: @_Supranational
3
16
77
12,259
Supranational retweeted
We are excited to announce our partnership with Supranational, working on the next iteration of VDFs (you all lovingly know them as Timelords) to help make our PoST network better than ever! businesswire.com/news/home/2…
21
75
287
Supranational retweeted
🔊This week, we cover hardware for ZKPs and VDFs! @AnnaRRose & @tarunchitra chat with Simon Peffers & @kellymolson from @_Supranational. They share their knowledge of FPGAs, ASICs and how it all ties into Moore’s law, ZK cryptography and blockchains! zeroknowledge.fm/170

1
9
26
Introducing 'blst', a BLS12-381 signature library medium.com/supranational/int…

10
57
109
Supranational retweeted
17 Sep 2020
This is the first post in a series of progress blogs by Principal Researcher Joey Dodds (@n1nj4.) He introduces the ‘blst’ BLS verification project, a new collaboration between Galois, @_Supranational, @protocollabs, and @ethereum. Check it out: buff.ly/3c7oWjZ

3
8
New paper out by Sabanci University summarizing low-latency ASIC algorithms for use in VDFs: eprint.iacr.org/2020/480

1
4
In this post we'll synthesize the learnings from our ASIC design studies to arrive at an initial design and implementation of the OpenVDF modular squaring unit: medium.com/supranational/ope…
3
4
VDF Day 2020 @ Stanford videos now online: vdfalliance.org/stream
5
8
Supranational retweeted
20 Feb 2020
Transcript: "Hardware Accelerated RSA - VDFs, SNARKs, and Accumulators" diyhpl.us/wiki/transcripts/s… @_Supranational @CBRStanford #SBC20

2
7
Two new prizes also announced, ending Jan 30. #1 - $5,000 for fastest alternative algorithm implementation on FPGA #2 - $5,000 for best research paper exploring low latency RSA VDF algorithms Official rules here: supranational.atlassian.net/…

1
3
5
Want to learn more about our open source hardware project? Check the wiki for more information 👀supranational.atlassian.net/…

3