SiFive: Leading the RISC-V Revolution
Google, Meta, & NVIDIA are embracing RISC-V for AI/ML.
sifive.com/risc-v-core-ip
SiFive — RISC-V Core IP Portfolio
sifive.com/risc-v-core-ip
SiFive — Intelligence XM Series
XM Series Gen 2 offers an extremely scalable & efficient AI compute engine to meet the needs of a wide range of end market applications.
sifive.com/risc-v-core-ip
2nd Gen RISC-V IP
“The new Intelligence family is designed to enhance scalar, vector, &, w/ the XM series, MATRIX PROCESSING CAPABILITIES tailored for modern AI workloads.”
To speed up development time, SiFive is also open sourcing the SiFive Kernel Library.
eetimes.com/sifive-unleashes…
SiFive Kernel Library
SiFive Kernel Library (SKL) is a suite of tuned routines that maximize algorithm throughput on SiFive RISC-V Vector Processors. These libraries seamlessly integrate w/ Freedom SDK for Metal & Linux & demonstrate the art of possible, achieving near-theoretical performance in high-performance workloads.
The Kernel Library includes routines for:
1. Neural networks (tensor definitions, activation fusion types, common operator attributes, tensor operations, helper functions)
2. Signal processing (complex & real FFTs, FIR & IIR filters, convolution)
3. Non-linear functions (exponential, logarithm, sine/cosine, hyperbolic tangent)
4. Combinatorial algorithms (sorting, searching, partitioning, prefix-sum)
sifive.com/risc-v-core-ip
Freedom SDK for Linux
This is a reference distribution based on Yocto & OpenEmbedded.
Freedom SDK for Linux takes the hassle out of hunting for patches, integrating them, & testing them for use on SiFive RISC-V processors.
sifive.com/risc-v-core-ip
Freedom SDK for Metal
Freedom SDK for Metal is a reference ASM/C/C bare-metal & Real-Time Operating Systems (RTOS) runtime environment for exploring RISC-V programmers’ interfaces.
This design allows u to easily break down & integrate components into your SoC (System on Chip) software package. It also makes a great baseline for migrating code from legacy architectures. Everything u need to start writing software for SiFive RISC-V processors is included.
sifive.com/risc-v-core-ip
Accelerating RISC-V Android Ecosystem
Multimedia processing is important & necessary in the Android ecosystem. Libyuv has been widely used in AOSP (Android Open Source Project). SiFive’s objective is to provide RVV-optimized routines on Libyuv. The goal is to enable Android developers & users to migrate from ARM to RISC-V architecture smoothly.
Libyuv is an open-source project by Google that includes YUV scaling, conversion, & rotation functionality for multimedia applications. It has optimized lots of routines using SIMD on x86, ARM, & MIPS. However, Libyuv lacked RISC-V Vector optimized routines. Hence, SiFive passionately engages in RISC-V Android development. We open-source RVV implementation to Libyuv to speed up the growth of the RISC-V Android Ecosystem. We expect Libyuv w/ RVV can help accelerate multimedia applications, like video chat cameras, machine learning, media playback domain, & so on.
sifive.com/document-file/sif…
Android Open Source Project | Libyuv
android-review.googlesource.…
SiFive WorldGuard Technical Paper
SiFive® Shield is an open, secure platform architecture that includes cryptographic engines, secure debug, & a hardware-enforced, multi-domain solution named SiFive WorldGuard. WorldGuard is a hardware-based software isolation solution for RISC-V cores.
WorldGuard provides software execution contexts known as "worlds", beyond which software cannot reach. Software isolation is achieved by restricting a world’s access to physical addresses configured for that world, including for resources like memories or peripherals. The restrictions apply to any agents that can initiate transactions, including application processors & DMA engines. Worlds can be defined to overlap, meaning that a subset of physical addresses can be explicitly shared by multiple worlds.
sifive.com/document-file/sif…