In terms of physical productivity, the square panel (CoPoS) is highly efficient as it leaves virtually no waste. However, the inability to utilize the existing 300mm wafer ecosystem, particularly for wafer-level testing, is expected to be a major challenge. Many companies will likely struggle with defect isolation and removal at the CoP (Chip on Panel) stage.
Explain why panel-level packaging is the future in one picture: